A Bit-Level Pipelined Vlsi Rchitectures for Running Order Algorithm.

By: Material type: ArticleArticleDescription: 2140-2144 p In: Ieee Transactions on Signal Processing
Holdings
Item type Current library Call number Vol info Status Date due Barcode
Articles Articles Periodical Section Vol.45, No.08 (Aug. 1997) Available