A Bit-Level Pipelined Vlsi Rchitectures for Running Order Algorithm.

Hsiao, J. H Chen, C. T Chen, L. G

A Bit-Level Pipelined Vlsi Rchitectures for Running Order Algorithm. - 2140-2144 p.