A High-Resolution Cmos Time-To-Digital Converter Utilizing a Vernier Delay line

By: Material type: ArticleArticleDescription: 240-247 pSubject(s): In: IEEE Journal of Solid-State Circuits
Holdings
Item type Current library Call number Vol info Status Date due Barcode
Articles Articles Periodical Section Vol.35, No.02 (Feb. 2000) Available