A Dynamically Reconfigurable Interconnect for Array Processors.

By: Material type: ArticleArticleDescription: 150-157 pSubject(s): In: Ieee Transactions on Very Large Scale Intergration (Vlsi) Systems
Holdings
Item type Current library Call number Vol info Status Date due Barcode
Articles Articles Periodical Section Vol.06, No.01 (Mar. 1998) Available