Your search returned 3 results.

Sort
Results
A 50-Mw/Ch 2.5-Gb/S/Ch Data Recovery Circuit for Sfi-5 Interface with Digital Eye-Tracking by
  • Miki, Yoshio
  • Saito, Tatsuya
  • Baba, Takashige
Source: Ieee Journal of Solid-State Circuits
Material type: Article Article; Format: print
Availability: Items available for loan: Engr Abul Kalam Library (1).
Challlenges InHigh-Speed Clock and Data Recovery Circuits by
  • Razavi, Behzad
Source: Ieee Communications Magazine
Material type: Article Article; Format: print
Availability: Items available for loan: Engr Abul Kalam Library (1).
A 900-Mb/S Cmos Data Recovery Dll Using Half-Frequency Clock by
  • Maillard, Xavier
  • Devisch, Frederic
  • Kuijk, Maarten
Source: Ieee Journal of Solid-State Circuits
Material type: Article Article; Format: print
Availability: Items available for loan: Engr Abul Kalam Library (1).
Pages