A 1.6-Gb/S/Pin Double Data Rate Sdram with Wave-Pipelined Cas Latency Control

By: Material type: ArticleArticleDescription: 223-232 pSubject(s): In: Ieee Journal of Solid-State Circuits
Holdings
Item type Current library Call number Vol info Status Date due Barcode
Articles Articles Periodical Section Vol.40, No.01 (Jan. 2005) Available