Your search returned 4 results.

Sort
Results
Extending Integrated-Circuit Yield-Models to Estimate Early-life Reliability by
  • Singh, Adit D
  • Nelson, Victor P
Source: IEEE Transactions on Reliability
Material type: Article Article; Format: print
Availability: Items available for loan: Engr Abul Kalam Library (1).
Interstitial Redundancy: an Area Efficient Fault Tolerance Scheme for Large Area Vlsi Processor Arrays by
  • Singh, Adit D
Source: IEEE Transactions on Computers
Material type: Article Article; Format: print
Availability: Items available for loan: Engr Abul Kalam Library (1).
on Implementing Large Binary Tree Architectures in Vlsi and Wsi by
  • Youn, Hee Yong
  • Singh, Adit D
Source: IEEE Transactions on Computers
Material type: Article Article; Format: print
Availability: Items available for loan: Engr Abul Kalam Library (1).
Tree Structured Sequential Multiple-Valued Logic Design from Universal Modules by
  • Singh, Adit D
  • Armstrong, J
Source: IEEE Transactions on Computers
Material type: Article Article; Format: print
Availability: Items available for loan: Engr Abul Kalam Library (1).
Pages