TY  - SER
AU  - Matano, Tatsuya
TI  - A1-Gd/S/Pin 512-Mb Ddrii Sdram Uaing A Digital Dll and A Slew -Rate-Controlled Output Buffer
KW  - Delay-Locked Loop
ER  -