Matano, Tatsuya <br/><br/>
A1-Gd/S/Pin 512-Mb Ddrii Sdram Uaing A Digital Dll and A Slew -Rate-Controlled Output Buffer 

 - 762-768 p. 
<br/><br/><label>Subjects--Topical Terms: </label><br/>Delay-Locked Loop