Oh, K. H.

Impact of Gate-to-Contact Spacing on Esd Performance of Salicided Deep Submicron Nmos Transistors - 2183-2192 p.


Silicon Devices