TY  - SER
AU  - Chang, Hsiang-Hui
TI  - Low Jitter and Multirate Clock and Data Recovery Circuit Using A Msadll  for  Chip-to-Chip Interconnection
KW  - Clock and Data Recovery Circuit (Cdr)
KW  - Delay-Locked Loop
ER  -