TY  - SER
AU  - Anand, M.
AU  - Kakumu, Masakazu
AU  - Shibata, Hideki
TI  - Optimization Study of Vlsi Interconnect Parameters
KW  - Intergrated Circuit Design
KW  - Integrated Circuit Metalilzation
ER  -