A Fast Lock Digital Phase Locked Loop Architecture for Wireless Applications

By: Material type: ArticleArticleDescription: 63-72 pSubject(s): In: Ieee Transactions on Circuits and Systems-Ii: Express Briefs ( for merly: Analog & Digital Signal Processing)
Holdings
Item type Current library Call number Vol info Status Date due Barcode
Articles Articles Periodical Section Vol.50, No.02 (Feb. 2003) Available