Normal view
MARC view
Pd/Soi (Partially Depleted Silicion -Insulator Technology) (Topical Term)
Machine generated authority record
Work cat.: (NEDUET)776929: Hwang, W. 813108, Performance Analysis of Tapered Gate in Pd/Soi Cmos Technology.