Normal view MARC view ISBD view

Instruction Buffering to Reduce Power in Processors for Signal Processing.

Kojima, H Hiraki, M Bajwa, R. S

Instruction Buffering to Reduce Power in Processors for Signal Processing. - 417-424 p.

Subjects--Topical Terms:
Decoded Instruction Buffer (Dif)
Signal Processing

Print
Request article
Suggest for purchase
Send to device
Save record
BIBTEX Dublin Core ISBD MARCXML RIS
More searches

Search for this title in:
Other Databases (Google Scholar) Open Library (openlibrary.org) Pakistan Union Catalogue (pastic.gov.pk) Other Libraries (WorldCat)