Normal view MARC view ISBD view

Simultaneous Voltage Scaling and Gate Sizing for Low-Power Design

Chen, C Sarrafzadeh, M.

Simultaneous Voltage Scaling and Gate Sizing for Low-Power Design - 400-408 p.

Subjects--Topical Terms:
Vlsi Digital Circuits and Systems

Print
Request article
Suggest for purchase
Send to device
Save record
BIBTEX Dublin Core ISBD MARCXML RIS
More searches

Search for this title in:
Other Databases (Google Scholar) Open Library (openlibrary.org) Pakistan Union Catalogue (pastic.gov.pk) Other Libraries (WorldCat)